Address
BHub, 5th Floor, Maurya Lok Complex, New Dak Bunglow Rd, , Patna, Bihar 800001
Work Hours
Monday to Friday: 9AM - 5PM
Weekend: 11AM - 3PM
ATAL FDP Vardhaman College of Engineering
The ATAL FDP Vardhaman College of Engineering operates as an AICTE-sponsored offline skill training program focusing on emerging trends in System-on-Chip (SoC) design, VLSI implementation, and AI acceleration. Jointly organized by the Department of Electronics and Communication Engineering (ECE) and the Department of Electrical and Electronics Engineering (EEE) in collaboration with Sense Semiconductors & IT Solutions and TechFluent Solutions, this six-day initiative provides academic faculty and researchers with advanced technical instruction without charging any registration fees. Selected participants acquire hands-on exposure to low-power design, FPGA prototyping, and hardware-software co-design. Consequently, eligible candidates must complete their online registration through the centralized ATAL portal before the application deadline on 12 July 2026.
Programme Highlights
| Organising Body | Mode | Duration | Location |
| Departments of ECE & EEE, Vardhaman College of Engineering | Offline | Six Days | Shamshabad, Hyderabad, Telangana |
About the Programme
Modern semiconductor engineering requires sophisticated System-on-Chip (SoC) architectures to support energy-efficient computing and high-performance artificial intelligence workloads. Accordingly, this instructional course equips educators and researchers with end-to-end VLSI design flow methodologies, extending from RTL abstraction down to physical implementation and timing analysis. Furthermore, the program explores hardware acceleration techniques for machine learning algorithms, low-power design paradigms, Network-on-Chip (NoC) frameworks, and verification strategies.
The host institution offers an outstanding technical infrastructure to support this short-term course. Established in 1999 by the Vardhaman Educational Society, Vardhaman College of Engineering operates as an autonomous body affiliated with JNTUH, accredited with an NAAC ‘A++’ grade (CGPA 3.58) and Tier-1 NBA accreditation across multiple B.Tech disciplines. Specifically, the ATAL FDP Vardhaman College of Engineering leverages dedicated research laboratories and industry partnerships with semiconductor firms to deliver practical, skill-oriented learning.
Eligibility Criteria
Academic Qualification
- Postgraduate (PG) scholars pursuing technical degrees in electronics, electrical, or computer engineering streams qualify to apply.
- Doctoral (Ph.D.) research scholars focusing on VLSI design, embedded systems, or hardware AI acceleration hold eligibility.
Experience & Other Conditions
- Faculty members actively teaching in AICTE-approved higher education institutions meet the primary criteria.
- Industry personnel and practicing semiconductor design engineers seeking specialized exposure to SoC architectures are eligible to register.
- The total participant intake is strictly capped at a maximum of 50 members.
Benefits & Funding
Significantly, this government-sponsored initiative provides high-value professional instruction and industry-aligned training without levying participation fees.
| Component | Detail |
| Registration Fee | Free of cost (Fully sponsored by AICTE ATAL Academy) |
| Certification | AICTE ATAL e-certificate awarded upon achieving at least 80% attendance and scoring minimum 70% in the assessment |
Topics / Themes Covered
- Fundamentals of System-on-Chip (SoC) design and advanced processor architectures.
- VLSI design flow methodologies, physical design, and static timing analysis.
- Low-power design techniques, memory architecture, and Network-on-Chip (NoC) frameworks.
- Embedded systems integration and hardware-software co-design strategies.
- AI and machine learning hardware acceleration in SoC systems.
- FPGA-based SoC prototyping, System-on-Chip verification, validation, and security practices.
Selection Process
- Portal Submission: Candidates register online and submit their applications through the AICTE ATAL portal.
- Application Screening: The organizing committee screens submitted profiles based on target group parameters and AICTE guidelines.
- Candidate Announcement: The list of selected candidates will be officially announced on 19 July 2026.
- Final Certification: Shortlisted participants earn their official certificate by maintaining at least 80% attendance and scoring a minimum of 70% on the end-of-program assessment test.
How to Apply
- Access the official AICTE ATAL portal registration page online.
- Log into your existing participant account or click sign-up to create new credentials.
- Fill out your general personal and academic details, uploading a valid identity proof (JPEG/PDF file).
- Search for the training program titled “Emerging Trends in System-on-Chip Design: Architectures, VLSI Implementation and AI Acceleration” scheduled from 3-8 August 2026.
- Select Vardhaman College of Engineering as the host institute, submit the digital application form before 12 July 2026, and track your portal dashboard for selection updates.
Important Dates
| Event | Date |
| Programme Start Date | 03 August 2026 |
| Programme End Date | 08 August 2026 |
Important Links
| Resource | Link |
| Apply Online | Click Here |
| Download FDP Brochure | Download |
| Download FDP Schedule | Download |
Contact Details
- Official Address: Departments of ECE & EEE, Vardhaman College of Engineering (Autonomous), Kacharam, Shamshabad, Hyderabad, Telangana – 501218, India.
- Phone: +91 9885570842 (Prof. Rajendar Sandiri, Coordinator) / +91 8886545663 (Dr. Tellapati Anuradha Devi, Co-Coordinator).
FAQs
What is the core theme of the ATAL FDP Vardhaman College of Engineering?
The program focuses on System-on-Chip (SoC) architectures, VLSI implementation methodologies, low-power design, and hardware acceleration for AI workloads.
Are participants required to pay any registration fee?
No, participation is completely free of cost as the program is sponsored by the AICTE ATAL Academy.
Who are the corporate industrial partners collaborating on this training program?
The FDP is organized in collaboration with Sense Semiconductors & IT Solutions Pvt. Ltd. and TechFluent Solutions Pvt. Ltd.
What are the specific certification evaluation criteria set by AICTE ATAL?
Participants must be registered on the ATAL portal, maintain a minimum of 80% attendance, and secure at least 70% marks in the end-of-program assessment test.
When will the organizing committee announce the list of selected candidates?
The organizing committee will publish the final list of selected candidates on 19 July 2026.